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Abstract 
This paper reports on the design and characterization of a novel stress sensor chip in complementary metal oxide semiconductor 
(CMOS)-technology. The chip is capable of detecting two in-plane shear stress components and for the first time two out-of-plane shear 
stress components at multiple locations. On an area of 2.5 mm × 2 mm, the sensors are integrated with an instrumentation amplifier, an 
A/D-converter and digital logic for signal processing and data transmission via an I2C-bus. The single sensor elements as separate test 
structures and the CMOS chip are characterized by the application of individual, homogeneous stress components. In every case, linear 
responses only of the designated sensors are observed. An encapsulation process with two-component epoxy resin reveals that mainly 
thermo-mechanical normal stress is generated during cooling-down. 
© 2010 Published by Elsevier Ltd. 
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1. Introduction 
The mechanical stress generated during the encapsulation process of microelectronic chips has been evaluated by 
dedicated stress sensing chips since the early 1980s [1]. Using novel sensor types and integration levels, silicon and 
especially CMOS based stress sensor systems continue to be a valuable tool for the characterization of advanced 
packaging technologies [2]. The development of low-stress packages is especially important for highly reliable and 
accurate MEMS devices with co-integrated sensors and actuators [3]. In addition, silicon chips with multiple stress 
sensors are used as miniaturized multi-axis force sensors. Commonly, a micromechanical structure is created in a 
micromachining step that can also be performed as a post-CMOS step. Examples are sensors for micro coordinate 
measuring machines [4], intraosseous bone stress measurements [5] and biomechanical three-axis force measurements [6]. 
Even without micromachining, the detection of forces and torques externally applied to the package of an encapsulated 
chip is possible by evaluating the mechanical stress distribution inside the package [7]. 
Field effect transistors (FETs) with four contacts, also called piezo-FETs, were used in mixed-signal CMOS chips 
detecting either the difference of the two in-plane normal stresses ıxƍxƍ í ıyƍyƍ or the in-plane shear stress ıxƍyƍ [8]. Recently, 
CMOS-compatible sensors for out-of-plane shear stress were presented [9]. This paper presents a novel CMOS integrated 
sensor chip with stress sensors for two in-plane stress components and for two out-of-plane shear stress components. 
2. Piezoresistive Stress Sensors in CMOS Technology 
This section describes the individual stress sensors used in the integrated chip and their characterization. All structures 
described in this work were fabricated in the commercial 0.6 μm CMOS process XC06 of X-FAB Semiconductor 
Foundries AG (Erfurt, Germany). 
* Corresponding author. Tel.: +49-761-203-7200; fax: +49-761-203-7192. 
E-mail address: gieschke@imtek.de. 
Procedia Engineering 5 (2010) 1364–1367
www.elsevier.com/locate/procedia
1877-7058 c© 2010 Published by Elsevier Ltd.
doi:10.1016/j.proeng.2010.09.368
Open access under CC BY-NC-ND license.
Open access under CC BY-NC-ND license.
 Pascal Gieschke / Procedia Engineering 00 (2010) 000–000 
(b)(a) (c)
10 μm
Gate contactGuard
ring Source/drain contact x', [110]
y', [110]
Lh
0 10 20 30 40 50 60 70
0
10
20
30
Sensor signals
Linear fit
V p
H
(m
V
)
Normal stress ıx'x' (MPa)
Fig. 1. Optical micrographs of (a) PMOS and (b) NMOS piezo-FET stress sensors with square non-conducting island for increased sensitivity.
(c) Measured pseudo-Hall response VpH of the PMOS sensor shown in (a) biased with |VDS| = 1 V at |VGS| = 5 V and subjected to a homogeneous normal 
stress applied with a four-point bending bridge. 
2.1. Sensors for In-Plane Stress Components 
Piezo-FETs are ideally suited for the detection of in-plane stress components in integrated chips with larger sensor 
arrays since they offer sufficient sensitivity, can be operated in a switched current mode for the reduction of non-
mechanical contributions to the sensor signal and can be set to a high-impedance state using the gate electrode [8]. The 
used p-type (PMOS) and n-type (NMOS) piezo-FETs are shown in Fig. 1 (a) and (b), respectively. These sensors were 
individually characterized using a four-point bending bridge and a torsion bridge for the application of normal stress ıxƍxƍ
and shear stress ıxƍyƍ , respectively. Both sensor types exhibit a very linear response, as exemplarily shown for the PMOS 
sensor in Fig. 1 (c). Sensitivities were extracted from linear fits of the measured data and are given as absolute values for 
the applied operating conditions, viz. |VGS| = 5 V and |VDS| = 1 V, in Table 1 together with other important electrical and 
geometrical parameters. The maximum sensitivities of 1.47 mV/MPa for the PMOS device and ௅1.03 mV/MPa for the 
NMOS device are achieved at |VDS| = 4 V at the disadvantage of an increased power dissipation by a factor of roughly 25. 
Table 1. Geometrical and electrical parameters of the in-plane Piezo-FET-type stress sensors. Electrical parameters are given for an effective bias 
voltage of |VDS| = 1 V with applied bias potentials of 3 V and 2 V. 
Parameter PMOS  NMOS 
Transistor side length (μm) 16.6 17.1 
Contact side length (μm) 3 3.3 
Insulating hole side length (μm) 8 8 
Sensitivity (μV/MPa) 
{detected stress component} 
478 
{ıxƍxƍ í ıyƍyƍ }
௅321 
{ıxƍyƍ }
Large-signal resistance RDS,on (kȍ) 71.4 30.3 
Dissipated power (μW) 14 33 
2.2. Sensors for Out-of-Plane Shear Stress Components 
Piezoresistive sensors for out-of-plane shear stress are realized in CMOS (100)-wafers with a structure schematically 
shown in Fig. 2 (a) [9]. The n-well is used as a barrier that forces the bias current applied between Cc and Co to flow 
partially in the out-of-plane direction. Due to the piezoresistance of silicon, a pseudo-Hall voltage VpH is measured 
between contacts Cs1 and Cs2 upon application of an out-of-plane shear stress ıxƍzƍ . The sensor shown in Fig. 2 (b) was 
characterized using a vertical shear setup. This setup consists of a silicon block adhesively mounted onto the sensor 
surface with a circular SU-8 post and to which a calibration force is applied parallel to the chip surface. A plot with 
measured sensitivities for various biasing voltages Vbias is shown in Fig. 2 (c). From linear fits to the measured data of four 
samples, the average sensitivity SooP = í156±29 μV/MPa was extracted at Vbias = 3 V. 
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Fig. 2. (a) Schematic of the operation mode and (b) micrograph of a vertical shear stress sensor with analog switches for sensor selection. (c) Measured 
output voltage VpH under homogeneous vertical shear stress with the sensor bias voltage Vbias varied between 0 V and 5 V. 
3. Integrated Stress Sensor Chip 
3.1. Mixed-Signal Implementation and Layout 
The stress sensors described in the previous section were integrated into a mixed-signal stress sensor chip. All 
components and the signal flow are shown in Fig. 3 (a). A micrograph of the chip with the positions of the stress sensors, 
i.e. 14 p-type piezo-FETs, 10 n-type piezo-FETs, and four sensors for the detection of each out-of-plane shear stress 
component, is given in Fig. 3 (b). The analog part of the chip contains an instrumentation amplifier with selectable gain of 
100, 300, 500 or 700 and an 8-bit A/D-converter. Bias voltages of 3 V and 2 V are internally generated and supplied to the 
piezo-FET stress sensors for an effective |VDS| = 1 V. The out-of-plane sensors are biased with Vbias = 3 V at Cc and 
ground at Co. The digital part successively addresses all sensors, performs low-pass filtering of the data by averaging a 
selectable number of measurements and extracts the signal proportional to the mechanical stress. The processed data is 
transmitted to external instrumentation via an I2C-bus. 
3.2. Characterization 
Figure 4 (a,b) show the signals of all sensors when the system is operated with a gain of 100 and subjected to 
homogeneous in-plane normal and shear stresses, respectively. As expected, for each stress component only one sensor 
type shows a significant, linear response. Linear fits of the measured data of all sensors of the same type yield the 
following sensitivities with very low standard deviations between all sensors of the same type: SPMOS = í503±7.2 μV/MPa 
for applied ıxƍxƍ í ıyƍyƍ and SNMOS = í360±1.7 μV/MPa for applied ıxƍyƍ .
Using a two-point shear bridge with one fixed and one sliding SU8-post [9], an out-of-plane shear stress was applied to 
the vertical shear stress sensors in the chip center. The response in Fig. 4 (c) shows a linear response of the out-of-plane 
sensor under the fixed post and a delayed response of the sensor under the sliding post. In addition, an undesired normal 
stress is generated in the vicinity of the fixed post. 
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Fig. 3. (a) Schematic of all system components including 32 stress sensors, amplifier, AD-converter and digital control as well as the signal flow of the 
mixed-signal system. (b) Micrograph of the complete stress sensor chip showing the integrated electronics and the stress sensor distribution. 
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Fig. 4. Measured signals from all 32 sensors with the chip subjected to (a) homogeneous normal stress and (b) homogeneous shear stress. (c) Measured 
offset compensated sensor signals ǻV with vertical shear stress applied by two posts on a silicon bridge flip-chip bonded to the chip. 
4. Thermo-mechanical Stress in Encapsulation Process 
The sensor chip was mounted in a chip carrier {Fig. 6 (a)} and encapsulated in the two-component epoxy resin Epo-
Tek 353ND as shown in Fig. 6 (b). During the curing process at 80°C and the cooling-down phase, the resulting 
mechanical stresses were monitored. The measured differential signals in Fig. 6 (c) show that mainly an in-plane normal 
stress difference is generated during the hardening process of the adhesive after 20 min and during the cooling-down to 
room temperature starting after 70 min. The final stress state shown in Fig. 6 (d) reveals a positive stress component 
ıxƍxƍ í ıyƍyƍ dominantly along the long edges of the chip and a negative value of ıxƍxƍ í ıyƍyƍ along the short edges. 
Fig. 6. Stress sensor chip (a) mounted in chip carrier, (b) after encapsulation in Epo-Tek 353ND. (c) Measured offset compensated sensor signals ǻV and 
temperature during the encapsulation process. (d) Measured distribution of in-plane normal stress difference (in MPa) after encapsulation. 
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